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use of high levelinformation [7]. Recently in [9] a testability analysis methodology for modular
designs is introduced which extracts a set of justiﬁcation and propagation requirements based
on the cone-of-logic of each input and output. However, despite reducing both area overhead
and ATPG complexity the test application time and the volume of output data are still high.
The second approach to enhance testability of RTL circuits is built-in self-test (BIST) [10].
While scan BIST [11] eliminates the use of ATPG, it still requires high test application time
and volume of output data associated with scan based design. On the other hand parallel BIST
reduces both test application time and volume of output data [10]. From now onwards BIST
hardware synthesis refers to parallel BIST test hardware insertion for RTL data paths. BIST
hardware synthesis at RTL can be further subdivided to functional-based and structural-based
BIST hardware synthesis. Functional-based BIST hardware synthesis based on algorithmic and
deterministic BIST scheme was presented in [12].This algorithm uses a high-level cell fault
model, and data paths are assumed to be composed of only speciﬁc adders/subtracters and
multipliers. Combination of different BIST schemes and reusing pre-existing modules of the
data path for functional-based BIST hardware synthesis under heterogenous test schemes was
proposed in [13]. Another functional-based BIST hardware synthesis [14] uses the controller
netlist to extract the test control/data ﬂow to derive a set of symbolic justiﬁcation and propa-
gation paths. In [15] regular expression based high level symbolic testability analysis further
reduces testarea overheadunder delay constraints by carefullycarefullyselecting asmall subset
of registers to serve as test pattern generators and output response analyzers. Recently, redun-
dancy identiﬁcation and testability improvementof digital ﬁlter data paths was proposed in [16]
which restricts to circuits which are described as a network of shift, add, delay, sign-extension
and truncation elements. All the previous functional-based BIST hardware synthesis techniques
[12–16] depend strongly on the functional information of data path modules and/or high level
control/data ﬂow. On the other hand, structural-based BIST hardware synthesis inserts test
registers by analysing interconnections between registers and modules in a given RTL netlist,
without using the functional information of data path modules or high level control/data ﬂow.
This makes structural-based BIST hardware synthesis more suitable at RTL than functional-
based BIST hardware synthesis when only the structural interconnection of data path modules
and registers is given. An early structural-based BIST hardware synthesis algorithm at RTL
was presented in [17] without taking into account the test application time. Another structural-
based BIST hardware synthesis algorithm that minimizes test application time and BIST area
overhead was proposed in [18]. The algorithm, however, has an inefﬁcient testable design space
exploration due to ﬁxed test resource allocation, which means that the test hardware is allocated
2test path generation and test scheduling. Despite reducing the performance degradation, the
great number of test patterns for each test path, which are no longer truly pseudorandom, in-
creased the test application time. The test path generation algorithm lacked the global view of
the design space and the suboptimal solution depends on the order in which the modules are
processed. Furthermore, the pipelined test scheduling for multiple clock cycles test paths in-
creases the complexity of the BIST controller as the design complexity is enlarged. Concurrent
checkers [27,28] have been used for reducing fault escape probability (problem b) during off-
line self-test. While large BIST area overhead solutions based on duplicate circuitry realized
in complementary form are described in [27], the results presented in [28] show that extra test
hardware required to achieve low fault-escape probability, if designed as a combination of a
concurrent checker and signature analysis registers, is more cost-effective than the design using
only signature analysis registers. Recently a different approach which combines mutual and
signature testing schemes [29] has been proposed for reducing fault escape probability. This
approach uses test registers that combine equality comparators and signature analysis registers
leading also to reduction in the volume of output data (problem c). However, due to large
number of test registers when maximum test concurrency is targeted the problem of BIST area
overhead and performance degradation are not solved. The previous approaches [24–29] pro-
posed separate solutions for solving only one of the problems (a) - (c) at the expense of the
other problems of the BIST embedding methodology. Furthermore, the interrelation between
test synthesis and test scheduling which leads to huge size of the testable design space (problem
d) was not solved efﬁciently by the previously described approaches [17–22] which trade-off
the quality of the ﬁnal solution and computational time.
The aim of this paper is to introduce a new BIST methodology for RTL data paths using
a new concept called test compatibility classes which reduces test application time with com-
parable or even lower BIST area overhead when compared to the traditional BIST embedding
methodology. The proposed BIST methodology which targets data ﬂow intensive application
domains, like digital signal processing, communications and graphics, overcomes the perfor-
mance degradation, fault-escapeprobabilityand volumeof output data associatedwiththe BIST
embedding methodology. Furthermore efﬁcient heuristics for testable design space exploration
produce high quality of the ﬁnal solution in low computational time. The paper is organized
as follows. Section 2 introduces the TCC grouping methodology. BIST hardware synthesis for
TCC grouping is given in section 3. Experimental results of benchmark and complex hypo-
thetical data paths are presented in section 4. Finally, concluding remarks are given in section
5.
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Figure 1: Comparison of data path testing using the traditional BIST embedding methodology
and the proposed BIST methodology
LFSR  1 LFSR  2 LFSR  3 LFSR  5 LFSR  6 LFSR  8
A  1 A  2 A  3 B  1 B  2 B  3
C A1 C B1
Pass/Fail Pass/Fail
MISR  7 R  8 R  9 R  11 MISR  12
LFSR  4
A  4
C A2
Pass/Fail
R  10
Figure 2: Example of data path testing using the proposed TCC grouping methodology
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Figure 4: Reduction in test application time, BIST area overhead, number of test registers,
volume of output data and overall test application time for complex hypothetical data paths
using the TCC grouping methodology
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Figure 5: Comparison in fault-escape probability when 1 to 8 same-type modules are tested
simultaneously in BIST embedding and TCC grouping methodologies
30